



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/783,823	02/20/2004	Yoshikatsu Tanaka	WAKA 20.997(100957-00084)	7053
26304	7590	05/27/2005	EXAMINER	
KATTEN MUCHIN ROSENMAN LLP 575 MADISON AVENUE NEW YORK, NY 10022-2585			KINKEAD, ARNOLD M	
			ART UNIT	PAPER NUMBER
			2817	

DATE MAILED: 05/27/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

871

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/783,823	TANAKA, YOSHIKATSU	
	<b>Examiner</b>	<b>Art Unit</b>	
	Arnold M. Kinkead	2817	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on \_\_\_\_\_.
- 2a) This action is FINAL.                                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-6 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-3 and 5 is/are rejected.
- 7) Claim(s) 4 and 6 is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 20 February 2004 is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All    b) Some \* c) None of:
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.

- 4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: \_\_\_\_\_.

**DETAILED ACTION**

***Priority***

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

***Claim Rejections - 35 USC § 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

3. Claims 1-3 are rejected under 35 U.S.C. 102(e) as being anticipated by Jiles (US 6,664,864).

The reference by Jiles et al discloses a temperature compensated crystal oscillator, the oscillator circuit is shown in figures 1,2,9, and 10. The package is hermetically sealed(127,128), see figure 1, and col.8, lines 24-37; In figure 2,

the elements/circuit components(resonator 140, and capacitive components(150)) are shown mounted on the surface of the substrate(110) in a cavity. Figure 9 shows the substrate circuit pattern and figure 10 shows mounting electrodes(356-362) on the reverse side. Col. 4, lines 45-55 describes the use of temperature compensation in the cavity(130) to directly compensate the crystal oscillator.

***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Jiles et al(' 864) in view of Kimura et al (US 6,487,085) .

The reference by Jiles et al discloses a temperature compensated crystal oscillator, the oscillator circuit is shown in figures 1,2,9, and 10. The package is hermetically sealed(127,128), see figure 1, and col.8, lines 24-37; In figure 2, the elements/circuit components(resonator 140, and capacitive components(150)) are shown mounted on the surface of the substrate(110) in a cavity. Figure 9 shows the substrate circuit pattern and figure 10 shows mounting electrodes(356-362) on the reverse side. Col. 4, lines 45-55 describes the use of temperature compensation in the cavity(130) to directly compensate the crystal oscillator.

The reference by Jiles et al does not show conventional dimensions in (mm) for the chip components. With regard to the latter, the reference by Kimura et al discloses the same dimensions, i.e. 0.6mmX 0.3mm as the size of the chip capacitors(23a, fig.1), see col.5, lines 38-42. These dimensions allow for other elements to share cavity space, for example.

In light of the above it would have been obvious to one of ordinary skill in the art, at the time of the invention, to have recognized the importance of having the proper size dimensions, as noted above by Kimura et al, to allow for the chip elements and crystal to be recessed together. The specific dimension being dependent on the overall desired package size and Kimura et al serves to highlight the use of 0.6mmX0.3mm dimension. The overall function of the elements do not change and thus the reference by Jiles et al could have used such dimensioned chip elements to allow for a particular package size.

*Allowable Subject Matter*

6. Claims 4 and 6 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Arnold M. Kinkead whose telephone number is 571-272-1763. The examiner can normally be reached on Mon-Fri, 8:30 am -5 pm.

Art Unit: 2817

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Pascal can be reached on 571-272-1769. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Arnold M Kinkead  
Primary Examiner  
Art Unit 2817

Arnold Kinkead  
May 24, 2005